

DigitalCarrierJack
DigitalCarrierJack.SchDoc

N_SAMPLE[1..3] N_SAMPLE[1..3]
Resolver_SDI[1..3] Resolver_SDI[1..3]
FSYNC[1..3] FSYNC[1..3]
Resolver_SCLK[1..3] Resolver_SCLK[1..3]
Reset_Resolver[1..3] Reset_Resolver[1..3]
A1_Resolver[1..3] A1_Resolver[1..3]
A0_Resolver[1..3] A0_Resolver[1..3]
Resolver_CS[1..3] Resolver_CS[1..3]
Resolver_SDO[1..3] Resolver_SDO[1..3]

N_SAMPLE
Resolver_SDI
FSYNC
Resolver_SCLK
Reset_Resolver
A1_Resolver
A0_Resolver
Resolver_CS
Resolver_SDO

Repeat(U_Resolver,1,3)
Resolver.SchDoc

Repeat(N_SAMPLE)
Repeat(Resolver_SDI)
Repeat(FSYNC)
Repeat(Resolver_SCLK)
Repeat(Reset_Resolver)
Repeat(A1_Resolver)
Repeat(A0_Resolver)
Repeat(Resolver_CS)
Repeat(Resolver_SDO)

Chose size of UZ logo
by chosing footprint
type



LOGO1



LOGO2

U_Z_D_Resolver
Project

Rev02
Revision

M. Bauer / A. Geiger
Designer

12/2023
Date


Serial
Serial

A

B

C



D



Title DigitalCarrierJack.SchDoc		UltraZohm www.ultrazohm.com Date: 09.01.2024 Sheet 2 of 14	
Revision: Rev02	Design Engineer: M. Bauer / A. Geiger		
Project: UZ_D_Resolver.PrjPCB			


RD = HIGH means output buffer disabled, if SOE = LOW -> RD = HIGH
 SOE = LOW means Serial Interface is selected
 RES1 = RES0 = HIGH means 16 bits resolution

Only serial Interface to be used





D_SUB_Connector_PINOUT

Resolver Connector	Pin	Signal	Pin	Signal
	1	GND	6	COS
	2	COS	7	SIN
	3	SIN	8	GND
	4	EXC	9	EXC
	5	GND		



OPTION separated Ground for Buffer Excitation Circuits / stitching Capacitor



A(29) was redefined as an Output to fix floating PIN Error, as it is unused



Title Resolver.SchDoc	
Revision: Rev02	Design Engineer: M. Bauer / A. Geiger
Project: UZ_D_Resolver.PrjPCB	

UltraZohm
www.ultrazohm.com
 Date: 09.01.2024
 Sheet 3.1 of 14




RD = HIGH means output buffer disabled, if SOE = LOW -> RD = HIGH
 SOE = LOW means Serial Interface is selected
 RES1 = RES0 = HIGH means 16 bits resolution

Only serial Interface to be used





D_SUB_Connector_PINOUT

Resolver Connector	Pin	Signal	Pin	Signal
1	1	GND	6	COS
2	2	COS	7	SIN
3	3	SIN	8	GND
4	4	EXC	9	EXC
5	5	GND		



OPTION separated Ground for Buffer Excitation Circuits / stitching Capacitor



A(29) was redefined as an Output to fix floating PIN Error, as it is unused



Title	Resolver.SchDoc
Revision:	Rev02
Design Engineer:	M. Bauer / A. Geiger
Project:	UZ_D_Resolver.PrjPCB

UltraZohm
www.ultrazohm.com
 Date: 09.01.2024
 Sheet 3.2 of 14




RD = HIGH means output buffer disabled, if SOE = LOW -> RD = HIGH
 SOE = LOW means Serial Interface is selected
 RES1 = RES0 = HIGH means 16 bits resolution

Only serial Interface to be used





D_SUB_Connector_PINOUT

Resolver Connector	Pin	Signal	Pin	Signal
1	1	GND	6	COS
2	2	COS	7	SIN
3	3	SIN	8	GND
4	4	EXC	9	EXC
5	5	GND		



OPTION separated Ground for Buffer Excitation Circuits / stitching Capacitor




A(29) was redefined as an Output to fix floating PIN Error, as it is unused

Title	Resolver.SchDoc
Revision:	Rev02
Design Engineer:	M. Bauer / A. Geiger
Project:	UZ_D_Resolver.PrjPCB

UltraZohm
www.ultrazohm.com
 Date: 09.01.2024
 Sheet 3.3 of 14





A

A

B


B

C

C

D

D



Title Buffer_EXC.SchDoc

Revision: Rev02

Design Engineer: M. Bauer / A. Geiger

Project: UZ_D_Resolver.PrjPCB


UltraZohmwww.ultrazohm.com

Date: 09.01.2024


Sheet 4.2 of 14




A





B



C



D



Title Buffer_EXC.SchDoc

Revision: Rev02

Design Engineer: M. Bauer / A. Geiger

Project: UZ_D_Resolver.PrjPCB


UltraZohm

www.ultrazohm.com

Date: 09.01.2024

Sheet 4.3. of 14





Title Impedance converter.SchDoc

Revision: Rev02

Design Engineer: M. Bauer / A. Geiger


Project: UZ_D_Resolver.PrjPCB

UltraZohmwww.ultrazohm.com

Date: 09.01.2024

Sheet 5.1 of 14





Title Impedance converter.SchDoc

Revision: Rev02

Design Engineer: M. Bauer / A. Geiger


Project: UZ_D_Resolver.PrjPCB

UltraZohmwww.ultrazohm.com

Date: 09.01.2024

Sheet 5.2 of 14





Title Impedance converter.SchDoc

Revision: Rev02

Design Engineer: M. Bauer / A. Geiger



Project: UZ_D_Resolver.PrjPCB



UltraZohmwww.ultrazohm.com

Date: 09.01.2024

Sheet 5.3 of 14







A

B

C

D

A

B

C

D

